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Metal-ferroelectric-insulator-semiconductor MFIS field effect transistors with PbZr0.53 ,Ti0.47O3
PZT ferroelectric layer and yttrium oxide Y2O3 insulator layer were fabricated. The maximum
C-V memory window of 1.5 V was obtained at a sweep voltage of 8 V. The dominating conduction
mechanism through the MFIS structure is Schottky emission in the temperature range from
300 to 450 K. The nonvolatile operation of MFIS transistors was demonstrated by applying
positive/negative writing pulses. The retention shows that the transistors maintain a threshold
voltage window of 1.2 V without deterioration after 3103 s. The low leakage current and the high
effective Y2O3 /Si barrier height of 1.85 eV can well explain the size of memory window and
retention properties. The effect of charge injection is reduced in this structure. © 2008 American
Institute of Physics. DOI: 10.1063/1.2924434
I. INTRODUCTION
Ferroelectric field effect transistor FeFETs with a
metal-ferroelectric-insulator-silicon MFIS structure is a
promising candidate for nonvolatile random access memory.
Compared with other nonvolatile memories, FeFETs have
the advantages of high speed, single-device structure, low
power consumption, and nondestructive readout operation.1–3
The purpose of the insulator layer is to prevent the reaction
and interdiffusion between the ferroelectric layer and silicon
substrate as well as to improve the retention properties.4,5
However, the MFIS structure also has some issues such as
depolarization field in the ferroelectric film and the necessary
voltage drop across the insulator layer.6,7 In order to mini-
mize the voltage across the insulator layer, high dielectric
constant insulators are desirable. Yttrium oxide Y2O3 has
relatively high dielectric constant  of 12–18 Ref. 8 and
thermodynamically stable in contact with silicon.9,10 Another
key criterion for the selection of high- dielectric is the band
offset. A wide band offset reduces the conduction leakage
current of electrons and holes. In the literature,10–14 MFIS
capacitors with Y2O3 insulator layer and ferroelectric layers
YMnO3,11,12 SrBi2Ta2O9 SBT,10,13 and PbZr0.53 ,Ti0.47O3
PZT Ref. 14 were used. In this study, the MFIS capacitors
and transistors with PZT ferroelectric layer and Y2O3 insu-
lator layer were fabricated. The temperature-dependence cur-
rent conduction was measured. The conduction mechanism is
also studied under both positive and negative voltages. The
size of the memory window was investigated by the
capacitance-voltage C-V method. The memory window
and the flatband shift as a function of sweep voltage was
discussed. The retention properties and drain currents under
the nonvolatile operations were also measured.
II. EXPERIMENT
P-type, 100 orientation, 4 in. diameter silicon wafers
1–10  cm were used as the starting substrates. A 500 nm
SiO2 film was first grown on the silicon wafers by wet oxi-
dation. The oxide on the backside was then removed.
The Y2O3 thin films were deposited by rf magnetron sputter-
ing at room temperature. A standard oxide clean HF:H2O
=1:10 was performed before film deposition. The purity
of Y2O3 target was 99.9%. The PZT thin films were also
deposited by rf magnetron sputtering. The target was
Pb1.1Zr0.53 ,Ti0.47O3. The excess Pb was used to compensate
the volatile PbO. The PZT films were rapid thermal annealed
in O2 ambience at 500 °C for 60 s. The source and drain
windows were defined by wet etching and doped by phos-
phorus diffusion. The contact region was etched by buffered
oxide etch. Aluminum was used as the top electrode. A post-
metallization annealing was performed at 400 °C in N2 for
30 s. The I-V characteristics were measured by using Agilent
B1500A electrometer. The C-V characteristics were mea-
sured by using LCR meter Agilent 4294 at frequency of
1 MHz.
III. RESULT AND DISCUSSION
A. Memory window
Figure 1 shows the capacitance-voltage C-V character-
istic with sweeping voltage of 4–8 V. The memory window
is defined as the voltage shift when the bias voltage is swept
from accumulation and back. The clockwise direction of C-V
characteristic was due to polarization effect. The maximum
C-V memory window of 1.5 V was obtained at a sweep volt-
age of 8 V. Figure 2 shows the C-V memory windows of
Al /PZT /Y2O3 /Si capacitors as a function of the sweeping
voltage. The C-V memory window increased with increasingaElectronic mail: d939006@oz.nthu.edu.tw.
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sweeping voltage. This was due to the fact that the effective
electric field in the ferroelectric layers was increased with
increasing sweeping voltage. Because the electric displace-
ment D is continuous, the electric field in the ferroelectric
layer can be expressed as10
Ef =  i
 fdi + idf
VG, 1
Ei =   f
 fdi + idf
VG, 2
where df and di are the film thicknesses of the ferroelectric
and the insulator layers. df and di are the dielectric constants
of the ferroelectric and insulator layers. Ef and Ei are the
electric fields in the PZT layer and Y2O3 layer in our case,
respectively. VG is the gate voltage. The dielectric constant  f
of PZT and Y2O3 obtained from separate Au/PZT/Pt metal-
insulator-metal and Al /Y2O3 /Si metal-insulator-
semiconductor capacitors is 200 and i of 15, respectively.
For an applied voltage of 8 V, the electric field across the
PZT layer 290 nm is about 180 kV /cm. From our Au/
PZT/Pt capacitor result, the remnant polarization Pr and
coercive field Ec under the electric field of 180 kV /cm are
11 C /cm2 and 31 kV /cm. The calculated memory window
is W2dfEc Ref. 13 1.8 V, which is close to the mea-
sured memory window of 1.5 V. The inset shows that when
the voltage sweeps from positive to negative, the C-V curves
are shifted toward to the left. A negative VFB indicates that
the dominant mechanism is due to the polarization effect.7
The reverse is also true when the sweep voltage changes
from positive to negative. Large positive VFB due to the
effect of charge injection was observed in the sweep direc-
tion from inversion to accumulation for the
Al /PZT /HfO2 /Si structure.15 Similar behavior was also
found in the Al /PZT /Dy2O3 /Si structure when the voltage is
greater than 2 V.7 It indicates that the charge injection effect
in the MFIS structure with Y2O3 insulator layer is compara-
tively lesser than those in the MFIS structures with using
Dy2O3 and HfO2 insulator layers.
B. Conduction mechanism
Figure 3 shows the current density-voltage J-V charac-
teristics of Al /PZT /Y2O3 /Si structure. The J-V curves can
be better fitted with Schottky emission at electric field
40–200 kV /cm of the ferroelectric layer. Schottky emis-
sion can be expressed as16
J = A*T2 exp− qB − 	qE/4r0kT 
 , 3
where A*=4qm*k2 /h3=120m* /m0, r is the dynamic
dielectric constant, A* is the effective Richardson constant,
and B is the Schottky barrier height. The effective mass m*
is found to be 0.003 m0 which is measured at 77 K in our
samples. At such a low temperature, the thermionic emission
is suppressed and the tunneling current is dominant. Figure 4
shows the leakage current measured at 77 K. The Fowler–
Nordheim FN tunneling fit in the high filed region is shown
FIG. 1. Capacitance-voltage C-V hysteresis of Al /PZT /Y2O3 /Si capaci-
tors as a function of the sweep voltages from 4 to 8 V.
FIG. 2. C-V memory windows of Al /PZT /Y2O3 /Si capacitors with the
sweep voltages of 4–8 V. The inset shows the flatband voltage shift VFB
with different sweep directions.
FIG. 3. Current-voltage C-V characteristics of Al /PZT /Y2O3 /Si structure
in the temperature range from 300 to 450 K.
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in the inset. The slope of the FN plot gives the effective mass
by the following relationship:17
Slope = −
8	2qm*
3h
B
3/2
. 4
Therefore, an effective mass of 0.003 m0 is obtained.
Figure 5 shows that logJ /T2 versus E1/2 plot should be
a straight line and the slope will give the dynamic dielectric
constant. The dynamic dielectric constant is calculated to be
13.7 to 4.2 in the temperature range of 300–450 K. The
reflective index n=	r should be about 4.2 to 2.1, which is
close to the literature result of 2.6 for PZT film.18 The barrier
height can be obtained from the intercept in Fig. 4, but the
error will be large due to the uncertainty in A*. The barrier
height is thus calculated using a plot of logJ /T2 versus
103 /T in Fig. 6. The slope in the logJ /T2 versus 103 /T plot
gives the effective barrier height B−	qE /4r0 and the
uncertainty in A* will not be a factor. An effective barrier
height qB of 1.85 eV is obtained by extrapolating the elec-
tric field to zero.
The conduction current under low electric field
	40 kV /cm abruptly increases and can be better fitted
with Ohmic conduction. This is because there is no electron
barrier when electrons in the PZT layer move across the
Al/PZT interface under positive gate bias.15 Therefore, elec-
tron emitted from shallow traps in PZT films suggests as the
origin for Ohmic conduction at lower field region. The re-
verse is true for negative bias when trapped electrons are
from Y2O3 film. Although this MFIS structure has two di-
electric layers, it is most likely that the dominant conduction
mechanism is due to Schottky emission when the voltage
applied on the gate electrode is sufficient large. The effective
barrier height of 1.85 eV suggests that the memory window
of MFIS structure with Y2O3 insulator is large compared to
the MFIS structures with Dy2O3 and HfO2 insulator layer
where barrier heights are 0.79 and 0.94 eV, respectively.7,15
The conduction mechanism is also studied under nega-
tive bias. Toward the high end of the temperature range of
350–450 K, conduction by Pool–Frenkel begins to appear.
The Pool–Frenkel emission can be expressed as19
J = EB* exp− q
t − 	qE/r0kT 
 , 5
where B*=qNc,  is the carrier mobility, Nc is the density
of states in the conduction band, and t is the effective trap
barrier height inside PZT. Figure 7 shows that the dynamic
constant r extracted from the slope of logJ /E versus E1/2
are from 2.5 to 5.4 at field range of 80–200 kV and in the
temperature range of 350–450 K. Thus, the dynamic dielec-
tric constant obtained from Pool–Frenkel emission becomes
closer to the value obtained optically r=n2=2.62=6.76 to-
ward the high temperature end of 450 K. The reason for the
appearance of Pool–Frenkel mechanism is most likely that
the trap density of PZT ferroelectric film is much higher than
that of Y2O3 insulator layer. When the applied voltage is
negative, more electrons from top electrode could be easily
trapped and/or detrapped in the trapped centers of the PZT
layer; therefore, the bulk-limited Pool–Frenkel emission is
dominant. Another explanation is that the barrier height for
electrons at the Al/PZT interface can be obtained from B
=qm−=4.15−2.15 eV=2.0 eV. The Fermi level EF
moves close to the intrinsic level Ei of the PZT layer, which
FIG. 4. Leakage current of Al /PZT /Y2O3 /Si structure at 77 K. The inset
shows the FN tunneling fit in the high filed region.
FIG. 5. Schottky emission plot of log J /T2 vs E1/2 for Al /PZT /Y2O3 /Si
thin film capacitors. The dynamic dielectric constants are obtained.
FIG. 6. The extraction of the effect barrier height of Al /PZT /Y2O3 /Si
structure under positive biases in the temperature range of 300–450 K.
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will result in energy band gap of the PZT layer decreases
with increasing temperature.20 Thus, the Pool–Frenkel emis-
sion can be considered as the barrier height for electrons at
the Al/PZT interface reduces and may become smaller than
that at the Y2O3 /Si interface B=1.8 eV at temperatures
larger than 350 K. As a result, the bulk-limited Pool–Frenkel
becomes more likely. When the gate bias is positive, the
MFIS structure is either in depletion or inversion. When the
gate bias voltage is large enough, electrons in the silicon
substrate can jump across the Y2O3 /Si barrier and emitted to
the PZT layer and/or Y2O3 insulator by thermionic emission
and trapped in the PZT layer and/or Y2O3 insulator.
C. Device characteristics
Figure 8 shows the IDS-VGS characteristics of
Al /PZT /Y2O3 /Si MFIS transistors. The subthreshold
slope is 224 mV/decade and the interface-trapped density
Dit is determined to be about 7.41012 eV−1 cm−2. The
effective mobility of 22 cm2 /V s is obtained from the active
region of transfer characteristics. The effective mobility is
calculated approximately by the following relation: n
=gmL /COXWVD, where gm=ID /VG is the maximum trans-
conductance, L is the channel length, and W is the channel
width, respectively. The inset shows the IDS-VDS characteris-
tics under gate biases from 0 to 4 V. Figure 9 shows the
drain on/off current ratios of Al /PZT /Y2O3 /Si FeFETs after
applying writing pulses of +10 and −10 V with VG=1 V
measurement. A higher driving current is obtained with posi-
tive pulse. This is because when a positive voltage is applied
to the gate of the MFIS transistors, the PZT layer becomes
polarized and an extra number of negative charges are in-
duced at the silicon surface due to PZT polarization. VT is
reduced, and the driving current accordingly increase. This is
called the VG0 process. The reverse is true for negative
pulse and is called the VG	0 process. The current on/off
ratio of positive/negative writing pulses at 1 V read voltage
is about 500. The on current is five times less than that of the
Au /PZT /SiO2 /Si structure21 with channel length linearly
scaling down from 20 to 7 m. The reason is that the inter-
face trap density between Y2O3 and silicon substrate is
worse than that between SiO2 and silicon substrate. Thus, the
mobility and drain current of Al /PZT /Y2O3 /Si structure de-
crease due to the effect of surface scattering.16 Although the
quality of interface is better with SiO2 as the insulator, the
effective field in the SiO2 is comparatively layer and the
charge injection effect is larger. As a result, the memory
window becomes smaller for MFIS structure with SiO2 in-
sulator layer.
D. Retention properties
Figure 10 shows the retention time characteristics of
Al /PZT /Y2O3 /Si FeFETs. The retention time of
Al /PZT /Y2O3 /Si transistors was measured by cycling
pulses. The threshold voltage is measured as a function of
time after applying writing pulses of +8 or −8 V with a pulse
width of 100 s at drain current of 1 A. The threshold
voltage was measured by sweeping gate voltage −1–5 V and
determined at constant drain current of 1 A. The
FIG. 7. Pool-Frenkel emission plot of log J /E vs E1/2 for
Al /PZT /Y2O3 /Si thin film capacitors. The dynamic dielectric constant in-
creases with increasing temperature.
FIG. 8. IDS-VGS characteristics of n-channel Al /PZT290 nm /Y2O3 /Si
transistors with W /L=100 /20 m. The inset shows the IDS-VDS character-
istics under gate biases from 0 to 4 V.
FIG. 9. ID-VD characteristics of n-channel Al /PZT290 nm /Y2O3 /Si tran-
sistors after +10 and −10 V writing pulses applied to gate with measurement
voltage at VG=1 V.
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Al /PZT /Y2O3 /Si FeFETs maintain a threshold voltage win-
dow of 1.2 V after an elapsed time of 3103 s. As illus-
trated in Fig. 1, VT is lower with positive pulse. The result
shows there was no deterioration after 3103 s. The long
retention time of the Al /PZT /Y2O3 /Si FeFETs was most
likely due to the large electron barrier height at the Y2O3 /Si
interface.
The retention time is also affected by leakage current
through gate stack. The depolarization field of ferroelectric
layer will also enhance the magnitude of leakage current.
The current densities shown in Fig. 3 are J=4
10−7 A /cm2 at VG=4 V and J=810−7 A /cm2 at VG
=10 V. The low leakage current level is helpful to the per-
formance of Al /PZT /Y2O3 /Si structure. The leakage current
of our device is almost the same level or comparatively
lower than 10−5–10−7 A /cm2 at 10 V of the published
results.5,7,22–24 About 10% degradation in capacitance for
Pt /Bi3.25La0.75Ti3O12 /HfO2 /Si capacitors22 and 10% degra-
dation in VT shift for Al /SBT /Dy2O3 /Si transistors7 were
reported, but the degradation in VT was not observed in the
samples of this study.
IV. CONCLUSION
MFIS capacitors and FeFETs using PZT as the ferroelec-
tric layer and Y2O3 as the insulator layers are successfully
fabricated. The nonvolatile operation of the MFIS transistors
was demonstrated. The dominating conduction mechanism
when the devices are in inversion was Schottky emission in
the temperature range from 300 to 450 K. Toward the high
end of the temperature range of 350–450 K, the conduction
mechanism is Pool–Frenkel emission when the devices are in
accumulation. The Al /PZT /Y2O3 /Si FeFETs maintained a
threshold voltage window of about 1.2 V after an elapsed
time of 3103 s. The size of memory window is affected by
the charge injection effect. The high effective Y2O3 /Si bar-
rier height suggests that few electrons can jump across the
barrier. Therefore, the charge injection is reduced. The low
leakage current can explain the retention properties. The use
of high- Y2O3 as the insulator layer in the FeFETs is shown
to be feasible for nonvolatile memory applications.
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